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1. Introduction 
As generally acknowledged, the high-gain DC-DC converter is widely used in the 
sustainable energy system as the front-stage of the DC-AC converter. Therefore, it is 
indispensable for low voltage to be boosted to high voltage. In general, the boost converter 
or the buck-boost converter is widely used in such applications. However, it is not easy for 
such converters to achieve high voltage ratio. In theory, the voltage ratios of these two 
converters can reach infinity, but in actuality about three or four, limited by parasitic 
component effect and controller capability. Consequently, if the voltage ratio of the 
converter is desired to be over five, then two-stage converter based on the boost converter or 
the buck-boost converter is utilized, or different converter topologies [1-18] are created. 
In [1-10], the Luo converter and its derivatives are presented, whose voltage lift technique is 
similar to that of the Cuk converter or the SEPIC converter, based on the energy transfer 
from one inductor via the intermediate capacitor then to the other inductor. Therefore, the 
transferred energy is mainly determined by the capacitance, thus causing the current stress 
on the capacitor to be serious. In [11][12], the voltage-boosting converter with very high 
voltage ratio also uses a capacitor as an energy-transferring medium, similar to the behavior 
of the Cuk converter or the SEPIC converter, and hence the current stress on the capacitor is 
also serious. In [13], the voltage-boosting converter, specified with input voltage, output 
voltage and rated output current being 24V, 200V and 2A, respectively, is presented. Such a 
converter combines the characteristics of the boost converter and the characteristics of the 
bootstrap scheme to achieve voltage boosting. The higher the voltage ratio is, the more the 
number of bootstraps and hence the more the number of diodes and capacitors. However, 
the surge current occurs as the energy is transferred via large capacitance, and hence the 
value of the capacitor can not be too large and the corresponding equivalent series resistance 
(ESR) is relatively large. In [14], the voltage-boosting converter has the voltage ratio of 1/(1-
2D) in the continuous conduction mode (CCM), where D is the duty cycle of the main 
switch. And as compared with the boost converter, this converter is complicated due to four 
switches required. In [15], the KY converter is presented, but the maximum voltage ratio of 
such a converter is only two. As for [16-18], the coupled-boost converter is presented, which 
uses a coupling inductor as an energy-transferring medium. In [18], this converter has the 
voltage ratio of 1+nD/(1-D). However, in this converter, suppressing the voltage spike 
created due to the leakage inductance of the coupling inductor is taken into account by 
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adding an active voltage-clamping circuit which pumps part of the leakage inductance 
energy to the input. However, for the multi-phase to be considered, the more the number of 
phases is, the more the number of active voltage-clamping circuits. 
Consequently, a new voltage-boosting converter, combining the charge pump and the 
coupling inductor, is presented herein, together with a passive voltage clamping circuit. 
There are four main merits in this converter. The first is this converter with high voltage 
ratio required is simpler in structure than any converter mentioned above. The second is 
that the primary inductor is magnetized under double the input voltage, thereby causing the 
input current to be reduced and hence the efficiency to be improved at light load, which is 
similar to the behavior of the KY converter [19]. The third is that the passive voltage-
clamping circuit pumps part of the energy stored in the leakage inductance to the output. 
The four is that, for the multi-phase to be considered, if the number of phases is N, then only 
additional N-1 diodes are added. However, there is mainly one demerit in this converter. 
Since there is one right half-plane zero, the corresponding phase margin is reduced and 
hence the high-performance control of this converter is not so easy to obtain. In this paper, 
some mathematical derivations, and simulated and experimental results are offered to 
demonstrate the effectiveness of the proposed voltage-boosting converter topology. 
2. Proposed converter configuration 
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Fig. 1. Proposed voltage-boosting converter without leakage inductance considered. 
Fig. 1 shows the proposed voltage-boosting converter. Such a converter contains two cells. 
One is the charge-pumping cell and the other is the inductance-coupling cell. The former 
consists of two MOSFET switches S1 and S2 with two body diodes D1 and D2 connected in 
parallel respectively, one diode Db, and one capacitor Cb. The latter is comprised of one 
main switch S3 with one body diode D3 connected in parallel, and one coupling inductor 
made up of two inductances Lp and Ls, which are coupled together and put at the primary 
and the secondary, respectively, with the turns ratio n set to Ns/Np, where Ns is the number 
of turns in the secondary winding and Np is the number of turns in the primary winding. 
The remainder are one output diode Do, one output capacitor Co, and one output resistor Ro. 
However, there is the leakage inductance existing in this coupling inductor, especially for 
the leakage inductance LLK at the primary, as shown in Fig. 2. Consequently, in Fig. 3, one 
passive voltage-clamping circuit, containing one inductor Lsn, one capacitor Csn, and one 
diode Dsn, is added to this converter, so as to avoid the voltage spike occurring due to LLK 
and hence destroying the MOSFET switch S3 eternally. Besides, if the multi-phase concept is 
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applied to the proposed converter, say, N-phase, then the required passive voltage-
clamping circuit is the same as that for the single-phase converter except that the number of 
additional diodes Dsn is N-1. 
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Fig. 2. Proposed voltage-boosting converter with leakage inductance considered. 
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Fig. 3. Proposed voltage-boosting converter with passive voltage-clamping circuit considered. 
3. Basic operating principles 
Before this section is taken up, it is assumed that the voltage across any MOSFET or diode 
during the turn-on interval is negligible, there are no blanking times between S1 and S2, the 
voltage across the capacitor Cb is equal to vi, and the operating mode of this converter is in 
CCM. As shown in Fig. 4, where Ts is the switching period and the gate driving signals M1, 
M2 and M3 are used to drive S1, S2 and S3 respectively, the turn-on type of three MOSFET 
switches is (D, 1-D, D), where D is for S1 and S3, 1-D is for S2, and D is the duty cycle of the 
pulse-width-modulated (PWM) control signal for S1. First of all, the basic operating 
principles for the proposed converter without the passive voltage-clamping circuit are 
described, and next the basic operating principles of the proposed passive voltage-clamping 
circuit are illustrated. There are two modes for the former and two modes for the latter. 
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Fig. 4. Ideal timing sequence of gate driving signals M1, M2 and M3 to drive S1, S2 and S3 
respectively, without blanking times considered. 
A. Basic operating principles of converter 
1) Mode 1: In Fig. 5, S1 and S3 are turned on, but S2 is turned off. There are two power flows 
in this mode. One is from the input through S1 via Cb and then to Lp, S3 and the ground. The 
other is from Co to the ground. Therefore, the voltage across Lp is the input voltage vi plus 
the voltage vi across Cb, thereby causing Lp of the coupling inductor to be magnetized. 
Besides, Cb is discharged. Also, Co releases energy into the output. And hence, the 
corresponding differential equations are: 
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Fig. 5. Power flow of mode 1 without passive voltage-clamping circuit. 
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2) Mode 2 : In Fig. 6, S1 and S3 are turned off, but S2 is turned on. There are two power flows 
in this mode. One is from the input through Cb via S2 and then to the ground. The other is 
from the input through Db via Ls and then to Do and the output. Therefore, the voltage 
across Ls is the input voltage vi minus the output voltage vo, thereby causing Ls of the 
coupling inductor to be demagnetized. Besides, Cb is charged. Also, Co is energized. And 
hence, the corresponding differential equations are: 
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Fig. 6. Power flow of mode 2 without passive voltage-clamping circuit. 
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Fig. 7. Ideal timing sequence of gate driving signals M1, M2 and M3 to drive S1, S2 and S3 
respectively, with blanking times considered. 
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However, in practice there are blanking times between S1 and S2, as shown in Fig. 7. And 
hence, there exist additional two modes. One mode, mode 3, locates between mode 1 and 
mode 2, with the blanking time of td1 considered. The other mode, mode 4, locates after 
mode 2 before mode 1, with the blanking time td2 considered. These two are to be described 
as follows. 
Applying the voltage-second balance to (1) and (2), the voltage conversion ratio can be 
obtained to be: 
 
(2 1) 1
1
o
i
V n D
V D
− += −  (3) 
3) Mode 3: In Fig. 8, S1, S2 and S3 are all turned off, with the delay time of td1 considered. 
There is only one power flow that is from the ground through Cb via Ls and then to Do and 
the output. Therefore, the voltage across Ls is the voltage vi across Cb minus the output vo, 
thereby causing Ls of the coupling inductor to be demagnetized. Besides, Cb is discharged. 
Also, Co is energized. 
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Fig. 8. Power flow of mode 3 without passive voltage-clamping circuit. 
4) Mode 4: In Fig. 9, S1, S2 and S3 are all turned off, with the delay time of td2 considered. 
There is only one power flow that is from the input through Db via Ls and then to Do and the 
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Fig. 9. Power flow of mode 4 without passive voltage-clamping circuit. 
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output. Therefore, the voltage across Ls is the input voltage vi minus the output vo, thereby 
causing Ls of the coupling inductor to be demagnetized. Besides, Cb lies idle. Also, Co is 
charged. 
B.  Operating principles of passive voltage-clamping circuit 
In this subsection, the main description focuses on the behavior of the passive voltage-
clamping circuit instead of the behavior of the main power stage. 
1) Mode 1: In Fig. 10, the moment S3 is turned off, the energy stored in LLK is released to Csn 
via Dsn. 
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Fig. 10. Power flow of passive voltage-clamping circuit in mode 1. 
2) Mode 2: In Fig. 11, as soon as S3 is turned on, the energy stored in Csn is pumped into the 
output via Lsn. 
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Fig. 11. Power flow of passive voltage-clamping circuit in mode 2. 
4. Applied control method 
Fig. 12 shows the proposed overall system block diagram for the proposed converter. The 
one-comparator counter-based PWM control without any analog-to-digital converter (ADC) 
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based on the field programmable gate array (FPGA) [20][21] is employed herein, and the 
parameters of the proportional integral (PI) controller, including the proportional gain kp 
and the integral gain ki, are tuned at rated load. In addition, the output voltage information 
after the voltage divider is obtained through the comparator, and then sent to FPGA having 
a system clock of 100MHz to create the desired PWM control signals to drive the MOSFET 
switches after the gate drives. 
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Fig. 12. Overall system block diagram for the proposed converter. 
5. Key parameter considerations 
Before this section is discussed, there are some specifications to be given as follows: (i) rated 
DC input voltage Vi is set to 5V; (ii) rated DC output voltage Vo is set to 48V; (iii) rated DC 
output power Po-rated is set to 48W; (iv) minimum DC output current Io-min in the boundary 
conduction mode (BCM) is 0.15A; (v) switching frequency fs is chosen to be 195kHz; (vi) 
turns ratio Ns/Np of the coupling inductor is set to 5; (vii) one 1000μF  electrolytic capacitor 
is chosen for Co; (viii) product names of Db, Dsn and Do are STPS20L25, 3CTQ100 and 
3CTQ100, respectively; (ix) product names of S1, S2 and S3 are PHD96NQ03LT, 
PHD96NQ03LT and IRL3705ZS, respectively; (x) product name of the control IC is 
EPIC3T100; (xi) PI controller parameters kp and ki are set to 0.25 and 0.0625, respectively; and 
(xii) blanking times td1 and td2 are both set to 100ns. 
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Fig. 13. Current waveforms in BCM: (a) primary-side current plus secondary-side current, ix; 
(b) secondary-side current is. 
A. Design of main power stage  
In the main power stage, there are three key parameters to be designed. One is the value of 
Cb in the charge-pumping cell and the other two are the values of Lp and Ls in the 
inductance-coupling cell. On condition that this converter works in BCM, corresponding to 
the minimum load current Io-min, the peak value Ip-p of the current flowing through Lp, shown 
in Fig. 13, can be expressed to be: 
 
2
1
o min
p p s p
nI
I nI
D
−− −= = −  (4) 
where Is-p is the peak value of the current flowing through Ls. 
Consequently, the minimum energy stored in Lp under BCM, EL-min, can be represented as: 
 2
1 1
2 2
L min p p p i s p pE L I V DT I− − −= ≥  (5) 
Based on (4) and (5), the value of Lp can be expressed to be: 
 
(1 )
2
i s
p
o min
V D D T
L
nI −
−≥  (6) 
According to the given specifications and (3) and (6), the value of Lp is calculated to be 
larger than 4.3μH, and eventually one coupling inductor is chosen with Lp set to 5μH using 
one T106-18 core with five turns and Ls set to 80μH using the same core with twenty turns. 
Besides, there are some assumptions used to obtain the value of Cb as follows: (i) this 
converter operates at rated load; (ii) Cb is charged to Vi in mode 2; (iii) maximum percentage 
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of decreased variation in voltage on Cb in discharge, , is set to 0.5% in mode 1; (iv) input 
voltage is an infinite bus, i.e., the input voltage is kept constant and can be represented as 
infinite capacitance which is much larger than the value of Cb;  and (v) converter efficiency η  
is initially set to 80% at rated load. It is noted that the efficiency is assumed to be 80% at 
rated load is based on the following reason. Since this coupling inductor behavior is similar 
to the transformer in the flyback converter and the efficiency of the flyback converter under 
the traditional control technique is generally about 80%, this is why the efficiency of the 
proposed converter operating at rated load is roughly chosen to be 80% for the convenience 
of design of Cb. 
Therefore, in mode 1, the energy Ee is extracted from Vi and Cb, and can be expressed as: 
 
[ ]{ }2 2
2 2
1
(2 ) (2 )
2
1
(4 )
2
e b i i
b i
E C V V
C V
ε
ε ε
= − −
= −
 (7) 
Also, in mode 2, the energy Es is sent to the load, and can be represented as: 
 
(1 )o rated s
s
P D T
E η
− −=  (8) 
According to conservation of energy, Ee is not less than Es, and hence the value of Cb can be 
expressed to be: 
 
2 2
2 (1 )
(4 )
o rated s
b
i
P D T
C
Vε ε η
− −≥ −  (9) 
Based on the given specifications and assumptions and (3) and (9), the value of Cb is 
calculated to be larger than 362μF, and finally two paralleled 330μF OSCON capacitors 
connected in parallel with one 22μF MLCC capacitor are selected for Cb to compensate the 
effect of frequency on the capacitance and the reduction of the equivalent series resistance 
(ESR). 
B. Design of passive voltage-clamping circuit  
There are two key parameters to be designed in the passive voltage-clamping circuit. One is 
the value of Csn, and the other is the value of Lsn. Before doing these, we need to measure the 
value of LLK and set the maximum value of the voltage across Csn, Vmax, during the turn-off 
period for S3 without the voltage spike considered. And hence, based on the following, the 
minimum value of Csn can be obtained to be: 
 2 2
1 1
2 2
sn max LK p maxC V L I −≥  (10) 
By rearranging (10), the resulting value of Csn can be obtained to be: 
 
2
2
LK p max
sn
max
L I
C
V
−≥  (11) 
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where Ip-max is the maximum value of the current flowing through Lp at rated load. 
As for the value of Lsn, the relationship between the time required for the voltage across Csn 
to fall from the maximum value to zero without the voltage spike considered and the turn-
off period for S3 can be expressed as 
 (1 ) 0.5s sn snD T L Cπ− ≥  (12) 
By rearranging (12), the resulting value of Lsn can be found to be 
 
2 2
2
4(1 ) s
sn
sn
D T
L
Cπ
−≤  (13) 
Based on (13), the measured value of 1.8μH for LLK, Vmax set to double the input voltage, and 
other given and calculated values, the resulting minimum value of Csn is worked out to be 
1.98μF and finally the value of Csn is set to 2.2μF whereas the resulting maximum value of 
Lsn is figured out to be 1.42μH and eventually the value of Lsn is set to 1μH. 
6. Simulated and experimental results 
Before some experimental results are provided, a simulated result at startup based on 
MATLAB/SIMULINK/SIMPOWERSYSTEMS for the proposed converter operating under 
the open loop are provided to verify its feasibility, and after this, some experimental results 
under the closed loop are utilized to demonstrate the effectiveness of this converter. 
Therefore, Fig. 14 shows the simulated output voltage of the proposed converter under 
open-loop control during startup. It can be seen that the output voltage of this converter can 
stably rise to the neighborhood of the prescribed value. 
 
 
Fig. 14. Simulated output voltage during startup. 
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Fig. 15. Under 15% of the rated load: (1) gate driving signal for S3; (2) gate driving signal for 
S2; (3) current in Lp; (4) current in Ls. 
 
 
Fig. 16. Under 50% of the rated load: (1) gate driving signal for S3; (2) gate driving signal for 
S2; (3) current in Lp; (4) current in Ls. 
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Fig. 17. Under the rated load: (1) gate driving signal for S3; (2) gate driving signal for S2; (3) 
current in Lp; (4) current in Ls. 
 
 
Fig. 18. Under 15% of the rated load: (1) gate driving signal for S3; (2) gate driving signal for 
S2; (3) voltage on S3; (4) voltage on Cb. 
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Fig. 19. Under 50% of the rated load: (1) gate driving signal for S3; (2) gate driving signal for 
S2; (3) voltage on S3; (4) voltage on Cb. 
 
 
Fig. 20. Under the rated load: (1) gate driving signal for S3; (2) gate driving signal for S2; (3) 
voltage on S3; (4) voltage on Cb. 
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Fig. 21. Efficiency versus load current. 
Afterwards, some experimental waveforms shown in Figs. 15 to 21 are provided to verify 
the performance of the proposed circuit topology. Figs. 15 to 17 depict the PWM gate 
driving signals for S3 and S2 and the currents in Lp and Ls, under 15%, 50% and 100% of the 
rated load respectively. It is noted that the converter under 15% of rated load operates in 
DCM, which does not correspond to the design specifications. This is because the 
inductance is reduced due to the high switching frequency. Figs. 18 to 20 show the gate 
driving signals for S3 and S2, the voltage on S3 and the voltage on Cb, under 15%, 50% and 
100% of the rated load respectively. It is noted that the more the load current, the lower the 
voltage on S3. As for the voltage spike on S3, it is due to the turn-on delay created from the 
diode Dsn. Besides, the voltage across S3 is larger than double the input voltage prescribed. 
This is because the value of Csn is reduced due to high frequency or there exists capacitance 
tolerance in Csn. According to the mention above, it is evident that the proposed voltage-
boosting converter can stably operate under closed-loop control. 
On the other hand, Fig. 21 displays the curve of efficiency versus load current. It is noted 
that unlike the traditional voltage-boosting converter, the proposed voltage-boosting 
possesses an almost flat range of the efficiency from minimum load to rated load. This is 
because the charge-pumping cell is used. To explain lucidly, the primary inductance of the 
coupling inductor is magnetized by double the input voltage, thereby causing the input 
current to be reduced, and this behavior is similar to the KY converter. 
7. Conclusion 
A new voltage-boosting converter, combining the charge pump and the coupling inductor, 
is proposed herein, together with a passive voltage-clamping circuit. Conclusions are 
summarized as follows: 
1. This converter with high voltage ratio required is simpler in structure than any other 
converter mentioned in Sec. I. 
2. The primary inductor is magnetized under double the input voltage, thereby causing 
the input current to be reduced and hence the efficiency to be upgraded at light load, 
and this behavior is similar to the KY converter. 
3. The passive voltage-clamping circuit pumps part of the energy stored in the leakage 
inductance to the output. 
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4. For the multi-phase to be considered, if the number of phases is N, then only additional 
N-1 diodes are added. 
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